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Abstract—The static linearity performance metrics of the
GFET transconductor are studied and modeled. Closed ex-
pressions are proposed for second and third order harmonic
distortion (HD2, HD3), second and third order intermodulation
distortion (∆IM2, ∆IM3), and second and third order intercept
points (AIIP2, AIIP3). The expressions are validated through
large-signal simulations using a GFET VerilogA analytical model
and a commercial circuit simulator. The proposed expressions
can be used during circuit design in order to predict the GFET
biasing conditions at which linearity requirements are met.
Index Terms—GFET, non-linearity, RF circuit.
I. INTRODUCTION
GRAPHENE based field effect transistors (GFETs) arenowadays considered as a technology option for future
high-speed RF circuits and systems. Performance metrics such
as high intrinsic transit frequency fT and transconductance
gain gm have shown very competitive performance when
compared to similarly sized devices of other technologies [1],
[2], [3]. Another key performance metric that is important in
RF systems and that must be carefully characterized in GFETs
is the linearity.
RF circuits must process weak signals in the presence of
strong interference; therefore, they must exhibit high linearity
performance. Non-linearities in the RF circuits are the source
of several undesirable effects such as harmonic distortion, gain
compression, intermodulation, cross-modulation, AM/PM con-
version, DC offsets, etc [4]. Therefore, it is of paramount im-
portance to study and characterize the intrinsic non-linearities
of the GFET devices. Initial measurements of linearity of
GFETs have shown that is possible to achieve good linearity
performance [5]. However, an analytic study that allows to
identify the GFET linearity under different design parameters
and biasing conditions is required.
Fig. 1 shows the small-signal representation of the GFET.
The small-signal representation assumes that the components
are linear. However, the capacitances Cgs, Cgd, transconduc-
tance gm, and output resistance ro are in fact non-linear
Manuscript received March 12, 2014. Support from the European Com-
mission through a STREP project (GRADE, No. 317839), an ERC Advanced
Investigator Grant (OSIRIS, No. 228229), and an ERC Starting Grant (Inte-
GraDe, No. 307311) as well as the German Research Foundation (DFG, LE
2440/1-1) is gratefully acknowledged.
S. Rodriguez, A. Smith, S. Vaziri, M. Ostling, and A. Rusu are with the
KTH Royal Institute of Technology, School of ICT, Kista, Sweden (email:
saul@kth.se; andsmi@kth.se; vaziri@kth.se; ostling@kth.se; arusu@kth.se)
M. C. Lemme is with the University of Siegen, Graphene-based Nanotech-
nology, Germany (email: max.lemme@uni-siegen.de)
G
D
S
Cgs
Cgd
rogmV1V1
+
-
G D
S
Fig. 1. Non-linear small-signal representation of GFET devices.
components. The capacitors are storage elements which exhibit
memory effects. Their non-linearity is dynamic and as can
be expected, its effect is more visible at high frequencies.
The parameters gm and ro have a memoryless behavior and
therefore their non-linearities are static. The effect of the non-
linearity of ro depends mainly on the loading conditions at
the drain of the device. In most common cases, there are
impedances smaller than ro loading the drain. Therefore, the
impact of the non-linearities of ro is generally reduced. The
non-linearity of gm, on the other hand, can not be reduced
unless negative feedback is intentionally applied at the expense
of noise and gain degradation. The non-linearity of gm, in
fact, places a fundamental limit on the total non-linearity of
the device. This paper introduces closed expressions for the
second and third order static non-linearity of gm which are
the main concerns in RF applications.
II. TRANSCONDUCTANCE NON-LINEARITY
The static non-linearity at the drain current can be approx-
imated by using a Taylor expansion polynomial:
ID = a1vin(t) + a2v
2
in(t) + a3v
3
in(t) + ...+ anv
n
in(t) (1)
where ID is the drain current, and vin is a input voltage signal
at the gate. The first three coefficients (a1, a2, a3) generally
dominate the non-linearities for small signals. Higher order
terms appear when the input signals are large enough so that
the device leaves the saturation region and stops acting as
an amplifier. This condition is known as clipping and can be
avoided by ensuring proper signal levels at the input. The first
terms can be found by differentiating (1) and solving for the
unknown coefficients:
a1 =
δID
δvin
∣∣∣∣
v=0
a2 =
1
2
δ2ID
δv2in
∣∣∣∣
v=0
a3 =
1
6
δ3ID
δv3in
∣∣∣∣
v=0
(2)
The drain current in GFETs can be expressed as [6] :
ID =
µWCTOP (Veff − VDSi/2)
L/VDSi +
µ
ω
√
piCTOP /e
√
Veff − VDSi/2
(3)
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2where µ is the mobility, W the transistor width, L the
transistor length, CTOP is the top oxide capacitance density, e
the elementary charge, ω is obtained from the surface phonon
energy of the substrate h¯ω, and Veff = VGSi + VTH,0. The
zero bias threshold voltage VTH,0 = eNf/CTOP accounts
for the shift in the Dirac point due to the doping level Nf .
Equation (3) is valid for the first triode and saturation/negative
resistance regions when Veff > VDSi/2 and ∆2/pih¯2vf 2 
pi|QNET,AV |/e. By performing several substitutions, (3) can
be expressed as:
ID =
Ax
L/VDSi +B
√
x
(4)
where A = µWCTOP , B = µω
√
piCTOP /e, and
x = Veff − VDSi/2. The coefficients a1 − a3 are found
by taking derivatives of (4) with respect to the variable x
(δx = δVeff = δVGSi), and replacing the results in (2).
Accordingly, the polynomial coefficients are:
a1 =
AVDSi (2L+BVDSi
√
x)
2 (L+BVDSi
√
x)
2 (5)
a2 = −
AVDSi
(
B2V 2DSix+ 3BLVDSi
√
x
)
8x (L+BVDSi
√
x)
3 (6)
a3 =
ABV 2DSi
(
L2 +B2V 2DSix+ 4BLVDSi
√
x
)
16x3/2 (L+BVDSi
√
x)
4 (7)
Once (5), (6), and (7) are substituted in (1), the resulting
polynomial depends only on technology parameters and bi-
asing voltages, and can be used to calculate the harmonic and
intermodulation distortion of GFET devices.
A. Second and Third Harmonic Distortion
The second and third order harmonic distortion levels (HD2
and HD3) produced by a single input tone vm cos (ω1t) are
found by calculating the ratio of the output currents at the
harmonics frequencies (2ω1, 3ω1) to the output current at the
fundamental frequency ω1. The second harmonic distortion is
given by:
HD2 =
1
2
∣∣∣∣a2a1
∣∣∣∣ vm (8)
HD2 =
vmL
2
4x (L+BVDSi
√
x) (2L+BVDSi
√
x)
− vm
8x
(9)
The third harmonic distortion is:
HD3 =
1
4
∣∣∣∣a3a1
∣∣∣∣ v2m (10)
HD3 =
(
BVDSi
(
xB2V 2DSi + L
2
)
32x3/2
+
B2LV 2DSi
8x
)/
[(
L+BVDSi
√
x
)2 (
2L+BVDSi
√
x
)]× v2m
(11)
B. Intermodulation Distortion
The second order intermodulation distortion (∆IM2) pro-
duced by two input tones vm cos (ω1t) and vm cos (ω2t) is
found by calculating the ratio of the output intermodulation
product at ω1 ± ω2 to the output at any of the fundamental
frequencies (ω1,ω2):
∆IM2 =
∣∣∣∣a2a1
∣∣∣∣ vm (12)
∆IM2 =
vmL
2
2x (L+BVDSi
√
x) (2L+BVDSi
√
x)
− vm
4x
(13)
The third order intermodulation distortion (∆IM3) pro-
duced by two input tones vm cos (ω1t) and vm cos (ω2t) is
found by calculating the ratio of the output intermodulation
product at (2ω1 − ω2, 2ω2 − ω1) to the output at any of the
fundamental frequencies (ω1,ω2):
∆IM3 =
3
4
∣∣∣∣a3a1
∣∣∣∣ v2m (14)
∆IM3 =
(
BVDSi
(
xB2V 2DSi + L
2
)
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)
/[(
L+BVDSi
√
x
)2 (
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√
x
)]× 3v2m
(15)
C. Second and Third Order Intercept Points
While the HD2, HD3, ∆IM2, and ∆IM3 allow quick
estimations of the distortion levels for a given input voltage
vm, they are not suitable as figures of merit for comparing the
linearity performance. These comparisons are normally done
using the so-called second and third order intercept points
(AIIP2, AIIP3). The IIP2 is defined as:
AIIP2 =
∣∣∣∣a1a2
∣∣∣∣ (16)
AIIP2 = 4x+
8L2
√
x
BVDSi (3L+BVDSi
√
x)
(17)
The AIIP3 is defined as:
AIIP3 =
√
4
3
∣∣∣∣a1a3
∣∣∣∣ (18)
AIIP3 =√
32x3/2 (L+BVDSi
√
x)
2
(2L+BVDSi
√
x)
3BVDSi (L2 +B2V 2DSix+ 4BLVDSi
√
x)
(19)
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Fig. 2. Single-tone harmonic distortion test.
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Fig. 3. Two-tone intermodulation test.
D. Validation of Linearity Expressions
The best way to validate the proposed linearity expressions
is to compare the linearity metrics calculated by using these
expressions with linearity measurements on GFET devices.
When such measurements are unavailable, an alternative ap-
proach is to estimate these linearity metrics by performing
large-signal time-domain transient simulations using transistor
models. A caveat of this approach is that the accuracy of these
estimations depends on how accurate the transistor model is.
In this work, linearity metrics are estimated by performing
large-signal simulation using a commercial circuit simulator
(Cadence Spectre) and the GFET Verilog-A model from [7].
This model has been successfully used and verified by using
measurements of differently sized GFETs fabricated by differ-
ent groups. The test device is a 440 nm length, 1 µm width
GFET from [8]. The model parameters are Nf ≈ 0 (VTH,0 ≈ 0
V), εr = 3.5, TOX = 8.5 nm (CTOP = 3.6 × 10−3F/m2),
µ = 7000 cm2V−1s−1, ∆ = 66.8 meV, and h¯ω = 56 meV.
The GFET is biased at VDS = 0.4 V and VGS = 1.5 V.
Single and two-tone periodic-state simulations are performed
in order to obtain the harmonic content of the drain current.
The amplitude of the input signals vm is set at 20 mV. The
frequency of the input signal for the single-tone test is 1 kHz
while the frequencies for the two-tone test are 10 kHz and
11 kHz.
Fig. 2 and Fig. 3 show the simulated spectrum content of
TABLE I
SIMULATED AND CALCULATED LINEARITY
Name Calculated Simulated Simulated
Technology GFET GFET CMOS
HD2 -55.6 dB -57 dB -45.7 dB
HD3 -105 dB -108 dB -96.7 dB
∆IM2 -49.6 dB -51 dB -39.7 dB
∆IM3 -95.5 dB -96.1 dB -87.2 dB
AIIP2 15.7 dBV 17 dBV 5.7 dBV
AIIP3 13.8 dBV 14 dBV 9.6 dBV
the drain current for the single-tone and two-tone tests, and
the simulated and calculated distortion levels. It can be seen
that the calculated values of HD2, HD3, ∆IM2, and ∆IM3
predict very accurately the simulated distortion levels. The
simulated second and third order intercept points are found
by using the expressions AIIP2,sim(dBV ) = 20log10(vm) +
|IM2,sim|(dB), and AIIP3,sim(dBV ) = 20log10(vm) +
|IM3,sim|/2(dB). Table I shows a summary of the calculated
and simulated linearity metrics. In addition, the table shows
simulated linearity metrics for an equally sized NMOS device
(440 nm lenght, 1 µm width) which was biased at the same
VDS and VGS voltages as the test GFET. The NMOS device
belongs to a 0.15µm CMOS commercial process and these
metrics were extracted using the same large-signal simulations
in Cadence Spectre. It can be appreciated that the GFET device
outperforms the MOS device under similar conditions. This is
a very encouraging result that shows the potential of GFET
devices for highly-linear RF circuits.
III. CONCLUSIONS
This paper has presented analytical expressions for the
GFET transconductance non-linearity, which is the main
source of distortion. The proposed expressions can be effi-
ciently used to predict the linearity performance metrics of
GFETs under different technology parameter values and bias-
ing conditions. These expressions enable to perform compar-
isons of linearity performance of GFETs with other transistor
technologies. As an example, a linearity comparison between
a GFET and a CMOS device was performed. The comparison
shows that the GFET outperforms its similarly sized CMOS
counterpart. Therefore, GFET devices can potentially be used
to design highly-linear RF circuits.
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